Features

- High Performance, Low Power AVR® 8-Bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 24 MIPS Throughput at 24 MHz
 - On-chip 2-cycle Multiplier
- Non-volatile Program and Data Memories
 - 4/8/16K Bytes of In-System Self-Programmable Flash (ATmega48/88/168)
 Endurance: 10,000 Write/Erase Cycles
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program

True Read-While-Write Operation

- 256/512/512 Bytes EEPROM (ATmega48/88/168)

Endurance: 100.000 Write/Erase Cycles

- 512/1K/1K Byte Internal SRAM (ATmega48/88/168)
- Programming Lock for Software Security
- · Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Six PWM Channels
 - 8-channel 10-bit ADC in TQFP and MLF package
 - 6-channel 10-bit ADC in PDIP Package
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Byte-oriented 2-wire Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
 - 23 Programmable I/O Lines
 - 28-pin PDIP, 32-lead TQFP and 32-pad MLF
- Operating Voltage:
 - 1.8 5.5V for ATmega48V/88V/168V
 - 2.7 5.5V for ATmega48/88/168
- Temperature Range:
 - -40°C to 85°C
- Speed Grade:
 - ATmega48V/88V/168V: 0 6 MHz @ 1.8 5.5V, 0 12 MHz @ 2.7 5.5V
 - ATmega48/88/168: 0 12 MHz @ 2.7 5.5V, 0 24 MHz @ 4.5 5.5V
- Low Power Consumption
 - Active Mode:

1 MHz, 1.8V: 240µA

32 kHz, 1.8V: 15µA (including Oscillator)

- Power-down Mode:

0.1µA at 1.8V



8-bit **AVR**® Microcontroller with 8K Bytes In-System Programmable Flash

ATmega48/V ATmega88/V ATmega168/V

Preliminary Summary





Rev. 2545BS-AVR-01/04



Pin Configurations

Figure 1. Pinout ATmega48/88/168





Disclaimer


Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

Overview

The ATmega48/88/168 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega48/88/168 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram







The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega48/88/168 provides the following features: 4K/8K/16K bytes of In-System Programmable Flash with Read-While-Write capabilities, 256/512/512 bytes EEPROM, 512/1K/1K bytes SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte-oriented 2-wire Serial Interface, an SPI serial port, a 6-channel 10-bit ADC (8 channels in TQFP and MLF packages), a programmable Watchdog Timer with internal Oscillator, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, USART, 2-wire Serial Interface, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega48/88/168 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega48/88/168 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

Comparison Between ATmega48, ATmega88, and ATmega168

The ATmega48, ATmega88 and ATmega168 differ only in memory sizes, boot loader support, and interrupt vector sizes. Table 1 summarizes the different memory and interrupt vector sizes for the three devices.

Table 1. Memory Size Summary

Device	Flash	EEPROM	RAM	Interrupt Vector Size
ATmega48	4K Bytes	256 Bytes	512 Bytes	1 instruction word/vector
ATmega88	8K Bytes	512 Bytes	1K Bytes	1 instruction word/vector
ATmega168	16K Bytes	512 Bytes	1K Bytes	2 instruction words/vector

ATmega88 and ATmega168 support a real Read-While-Write Self-Programming mechanism. There is a separate Boot Loader Section, and the SPM instruction can only execute from there. In ATmega48, there is no Read-While-Write support and no separate Boot Loader Section. The SPM instruction can execute from the entire Flash.

Pin Descriptions

VCC Digital supply voltage.

GND Ground.

Port B (PB7..0) XTAL1/ XTAL2/TOSC1/TOSC2 Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7..6 is used as TOSC2..1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 69 and "System Clock and Clock Options" on page 24.

Port C (PC5..0)

Port C is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PC5..0 output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

PC6/RESET

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 20 on page 41. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated in "Alternate Functions of Port C" on page 73.

Port D (PD7..0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

The various special features of Port D are elaborated in "Alternate Functions of Port D" on page 75.

AVCC

AVCC is the supply voltage pin for the A/D Converter, PC3..0, and ADC7..6. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter. Note that PC6..4 use digital supply voltage, V_{CC} .

AREF

AREF is the analog reference pin for the A/D Converter.





ADC7..6 (TQFP and MLF Package Only)

In the TQFP and MLF package, ADC7..6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.

Register Summary

A dalua a a	Nama	D:4.7	D:4 C	D:4 F	D:4 4	D:4 2	D:4 0	D:4.4	D:4 0	Dama
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	_	-	-	-	-	-	-	-	
(0xFE)	Reserved	-	-	-	-	-	-	-	-	
(0xFD)	Reserved	_	_	_	-	-	_	_	-	
(0xFC)	Reserved	-	-	-	-	-	-	-	-	
(0xFB)	Reserved	_	-	-	-	-	_	_	-	
(0xFA)	Reserved	-	-	-	-	-	-	_	-	
(0xF9)	Reserved	_	_	-	-	-	_	_	-	
(0xF8)	Reserved	-	_	-	-	-	-	_	_	
(0xF7)	Reserved	_	_	_	_	_	_	_	_	
(0xF6)	Reserved	_	_	-	-	-	_	_	_	
(0xF5)	Reserved	_	_	_	_	_	_	_	_	
(0xF4)	Reserved	_	_	_	_	-	_	_	_	
(0xF3)	Reserved	-	_	_	-	-	-	_	-	
(0xF2)	Reserved	_	_	-	-	_	_	_	-	
(0xF1)	Reserved	_	_	-	_	_	_	_	_	
(0xF0)	Reserved	_	_	-	-	-	_	-	-	
(0xEF)	Reserved	-	-	-	-	-	-	-	-	
(0xEE)	Reserved	_	_	-	-	_	_	-	-	
(0xED)	Reserved	_	_	-	_	_	_	_	_	
(0xEC)	Reserved	_	-	-	_	-	_	-	_	
(0xEB)	Reserved	-	-	-	-	_	-	-	_	
(0xEA)	Reserved	-	_	_	-	-	-	_	_	
(0xE9)	Reserved	_	-	-	-	-	-	-	-	
(0xE8)	Reserved	_	-	-	-	-	-	-	-	
(0xE7)	Reserved	_	_	_	_	-	_	_	_	
(0xE6)	Reserved	_	_	_	_	_	_	_	_	
(0xE5)	Reserved	_	_	_	_	-	_	_	_	
(0xE4)	Reserved	_	_	_	_	_	_	_	_	
(0xE3)	Reserved	_	_	_	_	_	_	_	_	
(0xE2)	Reserved	_	_	_	_	_	_	_	_	
(0xE1)	Reserved	_	_	_	_	_	_	_	_	
(0xE0)	Reserved	_	_	_	_	_	_	_	_	
(0xDF)	Reserved	_	_	_	_	_	_	_	_	
(0xDE)	Reserved	_	_	_	_	_	_	_	_	
(0xDD)	Reserved	_	_	_	_	_	_	_	_	
(0xDC)	Reserved	_	_	_	_	_	_	_	_	
(0xDB)	Reserved	_	_	_	_	_	_	_	_	
(0xDA)	Reserved	_	_	_	_	_	_	_	_	
(0xD9)	Reserved	_	_	_	_	_	_	_	_	
(0xD8)	Reserved	_	_	_	_	_	_	_	_	
(0xD7)	Reserved	_	_	_	_	_	_	_	_	
(0xD6)	Reserved	_	_	_	_	_	_	_	_	
(0xD5)	Reserved	_	_	_	_	_	_	_	_	
(0xD3)	Reserved	_	_				_	_	_	
(0xD4)	Reserved					_				
(0xD3)	Reserved	_	_	_		_	_			
(0xD2)	Reserved	_	_	_	_	_	_	_	_	
(0xD1)	Reserved									
(0xD0) (0xCF)	Reserved	_	_	_		_	_	_		
(0xCF)	Reserved	_	_	_		_	_	_		
(0xCE)	Reserved	_	_			_	_			
(0xCD)	Reserved	_	_	_	_	_	_	_	_	
	Reserved									
(0xCB)		-	-	-	_	-	-	_	_	
(0xCA)	Reserved	_	_	-	-	_	-	-	-	
(0xC9)	Reserved	_	_	_	_	_	_	_	_	
(0xC8)	Reserved					1				<u> </u>
(0xC7)	Reserved	-	_	-	- -	Data Danistan	-	_	-	400
(0xC6)	UDR0				USART I/O	Data Register	LIGAST 5 :-	Later Barrier and a		180
(0xC5)	UBRR0H	USART Baud Rate Register High				184				
(0xC4)	UBRR0L					ate Register Low				184
(0xC3)	Reserved	-	-	-	-	-	-	-	-	
(0xC2)	UCSR0C	UMSEL01	UMSEL00	UPM01	UPM00	USBS0	UCSZ01 /UDORD0	UCSZ00 / UCPHA0	UCPOL0	183/196
(0xC1)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	182
(0xC0)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	180





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
									20	90
(0xBF)	Reserved	_	_	_		_	_	_	_	
(0xBE)	Reserved	TWANG	TWANE	- T\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	- T\\/\0.M2	- T\\\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	T\\/\\ M4		_	200
(0xBD) (0xBC)	TWAMR TWCR	TWAM6 TWINT	TWAM5 TWEA	TWAM4 TWSTA	TWAM3 TWSTO	TWAM2 TWWC	TWAM1 TWEN	TWAM0	TWIE	209 206
· · · · · · · · · · · · · · · · · · ·		I WIN I	IVVEA	IVVSTA				_	IVVIE	
(0xBB)	TWDR TWAR	TWA6	TWA5	TWA4	2-wire Serial Inter	TWA2	TWA1	TWA0	TWGCE	208 208
(0xBA)	TWSR	TWS7	TWS6	TWS5	TWA3	TWS3	-	TWPS1	TWPS0	208
(0xB9)	TWBR	10057	1000					IWF31	100-30	
(0xB8) (0xB7)	Reserved	_		_	2-wire Serial Interfa _	– bit kate kegis	-	_	_	206
(0xB7)	ASSR		EXCLK	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	148
(0xB6)	Reserved		-	A32	TCN20B	- OCKZAOB	- OCK2B0B	-	TCKZB0B	140
(0xB3)	OCR2B		_		ner/Counter2 Outpu	ıt Compare Regis	ter R		_	147
(0xB4)	OCR2A				mer/Counter2 Outpo					147
(0xB3)	TCNT2					nter2 (8-bit)	SIGI A			147
(0xB2)	TCCR2B	FOC2A	FOC2B	_	- Tillel/Cou	WGM22	CS22	CS21	CS20	146
(0xB1)	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20	143
(0xAF)	Reserved	-	-	- CONIZET	- OOM2B0	_	_	- VVGIVIZ I	- WOWED	140
(0xAE)	Reserved	_	_	_	_	_	_	_	_	
(0xAD)	Reserved	_	_	_	_	_	_	_	_	
(0xAC)	Reserved	_	_	_	_	_	_	_	_	
(0xAB)	Reserved	_	_	_	_	_	_	_	_	
(0xAA)	Reserved	_	_	_	_	_	_	_	_	
(0xA9)	Reserved	_	_	_	_	_	_	_	_	
(0xA8)	Reserved	_	_	_	_	_	_	_	_	
(0xA7)	Reserved	_	_	_	_	_	_	_	_	
(0xA6)	Reserved	_	_	_	_	_	_	_	_	
(0xA5)	Reserved	_	_	_	_	_	_	_	_	
(0xA4)	Reserved	_	_	_	_	_	-	_	_	
(0xA3)	Reserved	_	_	_	_	_	_	_	_	
(0xA2)	Reserved	_	_	_	_	_	-	_	_	
(0xA1)	Reserved	_	_	_	_	-	-	_	_	
(0xA0)	Reserved	_	_	_	_	_	_	_	_	
(0x9F)	Reserved	_	_	_	_	-	-	_	-	
(0x9E)	Reserved	_	-	-	-	-	-	-	-	
(0x9D)	Reserved	-	_	-	-	-	-	-	_	
(0x9C)	Reserved	-	-	-	-	-	-	-	-	
(0x9B)	Reserved	_	_	-	-	_	-	_	-	
(0x9A)	Reserved	_	_	_	-	-	-	_	_	
(0x99)	Reserved	_	_	-	-	-	-	-	_	
(0x98)	Reserved	_	_	_	-	-	-	_	_	
(0x97)	Reserved	-	_	_	-	-	-	_	_	
(0x96)	Reserved	-	_	-	-	-	-	-	-	
(0x95)	Reserved	-	-	-	-	-	-	-	-	
(0x94)	Reserved	-	-	-	-	-	-	-	-	
(0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92)	Reserved	-	_	-	-	-	-	-	_	
(0x91)	Reserved	_	-	-	-	-	-	-	-	
(0x90)	Reserved	-	-	-	-	-	-	-	-	
(0x8F)	Reserved	-	-	-	-	-	-	-	-	
(0x8E)	Reserved	_	_	-	-	-	-	-	_	
(0x8D)	Reserved	-	-	-	-	-	-	-	-	
(0x8C)	Reserved	-	-	-	-	-	-	-	-	
(0x8B)	OCR1BH				ounter1 - Output Co	· ·				129
(A8x0)	OCR1BL				ounter1 - Output Co		•			129
(0x89)	OCR1AH				ounter1 - Output Co					129
(0x88)	OCR1AL				ounter1 - Output Co					129
(0x87)	ICR1H		Timer/Counter1 - Input Capture Register High Byte					129		
(0x86)	ICR1L				/Counter1 - Input C	· · · · · ·				129
(0x85)	TCNT1H		Timer/Counter1 - Counter Register High Byte					129		
(0x84)	TCNT1L		1		ner/Counter1 - Cou	nter Register Low	i i			129
(0x83)	Reserved	-	-	-	-	-	-	-	-	
(0x82)	TCCR1C	FOC1A	FOC1B	-	_	-	-	-	-	128
(0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	127
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	125
(0x7F)	DIDR1	-	-	- AD05D	-	- AD00D	- AD00D	AIN1D	AIN0D	230
(0x7E)	DIDR0	_	_	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	245

A al alma a a	Name a	D:4.7	D:4 C	D:4 F	D:4.4	D:4 2	D:4 0	D:4.4	D:4 0	Dono
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7D)	Reserved	-	-	-	-	-	-	-	-	
(0x7C)	ADMUX	REFS1	REFS0	ADLAR –	_	MUX3	MUX2	MUX1	MUX0	241
(0x7B) (0x7A)	ADCSRB ADCSRA	ADEN	ACME ADSC	ADATE	– ADIF	ADIE	ADTS2 ADPS2	ADTS1 ADPS1	ADTS0 ADPS0	244 242
(0x7A) (0x79)	ADCH	ADLIN	ADGC	ADATE		gister High byte	ADF 32	ADF31	ADF30	244
(0x78)	ADCL					gister Low byte				244
(0x77)	Reserved	_	_	_	-	-	-	-	_	
(0x76)	Reserved	_	_	_	_	_	-	-	_	
(0x75)	Reserved	-	-	-	_	-	-	-	-	
(0x74)	Reserved	-	-	-	-	-	-	-	_	
(0x73)	Reserved	-	-	-	_	-	-	-	-	
(0x72)	Reserved	-	-	_	_	-	_	-	-	
(0x71)	Reserved	-	_	_	-	_	- OCIESP	- OCIE24	- TOIE2	450
(0x70) (0x6F)	TIMSK2 TIMSK1	_	-	ICIE1	-	_	OCIE2B OCIE1B	OCIE2A OCIE1A	TOIE2 TOIE1	150 130
(0x6E)	TIMSK0		_	-	_		OCIE1B OCIE0B	OCIE0A	TOIE1	100
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	83
(0x6C)	PCMSK1	-	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	83
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	84
(0x6A)	Reserved	-	-	-	-	-	-	-	-	
(0x69)	EICRA	-	-	-	-	ISC11	ISC10	ISC01	ISC00	80
(0x68)	PCICR	-	-	-	-	-	PCIE2	PCIE1	PCIE0	
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	OSCCAL					ration Register				30
(0x65)	Reserved	- DDT14#	- -	- -	_	- -	-	- -	-	07
(0x64)	PRR	PRTWI	PRTIM2	PRTIM0	_	PRTIM1	PRSPI -	PRUSART0	PRADC -	37
(0x63) (0x62)	Reserved Reserved	_	-	-	-	_	-	_	_	
(0x61)	CLKPR	CLKPCE	_	_	_	CLKPS3	CLKPS2	CLKPS1	CLKPS0	33
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	49
0x3F (0x5F)	SREG	I	Т	Н	S	V	N	Z	С	9
0x3E (0x5E)	SPH	_	-	-	_	-	(SP10) 5.	SP9	SP8	11
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	11
0x3C (0x5C)	Reserved	-	-	-	-	-	-	-	-	
0x3B (0x5B)	Reserved	-	-	_	-	-	_	-	-	
0x3A (0x5A)	Reserved	_	-	_	_	_	-	_	-	
0x39 (0x59) 0x38 (0x58)	Reserved Reserved	_	_	_	-	-	-	_	_	
0x37 (0x57)	SPMCSR	SPMIE	(RWWSB) ^{5.}		(RWWSRE) ^{5.}	BLBSET	PGWRT	PGERS	SELFPRGEN	260
0x36 (0x56)	Reserved	-	- (RTTTGE)	_	- (ITTTTOTAL)	-	-	-	-	200
0x35 (0x55)	MCUCR	_								
0x34 (0x54)	MCUSR		_	_	PUD	_	_	IVSEL	IVCE	
0x33 (0x53)		_	-	-	PUD -	- WDRF	– BORF	IVSEL EXTRF	IVCE PORF	
	SMCR	_ _							1	35
0x32 (0x52)	SMCR Reserved		-	-	_	WDRF	BORF	EXTRF	PORF	35
0x31 (0x51)	Reserved MONDR	-	- - -	- - -	– – – Monitor Da	WDRF SM2 - uta Register	BORF SM1 -	EXTRF SM0 -	PORF SE -	
0x31 (0x51) 0x30 (0x50)	Reserved MONDR ACSR	-	-	-	-	WDRF SM2	BORF SM1 - ACIC	EXTRF SM0	PORF SE	35 228
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F)	Reserved MONDR ACSR Reserved	-	- - -	- - -	– — Monitor Da ACI –	WDRF SM2 - sta Register ACIE -	BORF SM1 -	EXTRF SM0 -	PORF SE -	228
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E)	Reserved MONDR ACSR Reserved SPDR		ACBG -	- - - ACO	– — Monitor Da ACI – SPI Data	WDRF SM2 - ta Register ACIE - a Register	BORF SM1 - ACIC -	EXTRF SM0 - ACIS1 -	PORF SE - ACISO	228
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D)	Reserved MONDR ACSR Reserved SPDR SPSR	ACD -	ACBG - WCOL	- - - ACO	Monitor Da ACI - SPI Data	WDRF SM2 - ta Register ACIE - a Register -	BORF SM1 - ACIC -	EXTRF SM0 - ACIS1 -	PORF SE - ACISO - SPI2X	228 160 160
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C)	Reserved MONDR ACSR Reserved SPDR SPSR SPCR		ACBG -	- - - ACO	Monitor Da ACI - SPI Data - MSTR	WDRF SM2 - ta Register ACIE - a Register - CPOL	BORF SM1 - ACIC -	EXTRF SM0 - ACIS1 -	PORF SE - ACISO	228 160 160 158
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B)	Reserved MONDR ACSR Reserved SPDR SPSR	ACD -	ACBG - WCOL	- - - ACO	Monitor Da ACI - SPI Data - MSTR	WDRF SM2 - ta Register ACIE - a Register - CPOL se I/O Register 2	BORF SM1 - ACIC -	EXTRF SM0 - ACIS1 -	PORF SE - ACISO - SPI2X	228 160 160
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C)	Reserved MONDR ACSR Reserved SPDR SPSR SPCR GPIOR2	ACD -	ACBG - WCOL	- - - ACO	Monitor Da ACI - SPI Data - MSTR General Purpos	WDRF SM2 - ta Register ACIE - a Register - CPOL se I/O Register 2	BORF SM1 - ACIC -	EXTRF SM0 - ACIS1 -	PORF SE - ACISO - SPI2X	228 160 160 158 23
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A)	Reserved MONDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1	ACD - SPIF SPIE	ACBG - WCOL SPE	ACO DORD	- Monitor Da ACI - SPI Data - MSTR General Purpos General Purpos	WDRF SM2 - ata Register ACIE - a Register - CPOL se I/O Register 1	BORF SM1 - ACIC - CPHA	EXTRF SM0 - ACIS1 - SPR1	PORF SE - ACISO - SPI2X SPR0	228 160 160 158 23
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49)	Reserved MONDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved	ACD - SPIF SPIE	ACBG - WCOL SPE	ACO DORD - Tir	- Monitor Da ACI - SPI Data - MSTR General Purpos General Purpos	WDRF SM2	BORF SM1 - ACIC - CPHA	EXTRF SM0 - ACIS1 - SPR1	PORF SE - ACISO - SPI2X SPR0	228 160 160 158 23
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46)	Reserved MONDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0	ACD - SPIF SPIE	ACBG - WCOL SPE	ACO DORD - Tir	- Monitor Da ACI - SPI Data - SPI Data - MSTR General Purpos General Purpos General Purpos - mer/Counter0 Outpu	WDRF SM2	BORF SM1 - ACIC - CPHA - cter B	EXTRF SM0 - ACIS1 - SPR1	PORF SE - ACISO - SPI2X SPRO	228 160 160 158 23
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45)	Reserved MONDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B	ACD SPIF SPIE FOCOA	ACBG - WCOL SPE FOCOB	ACO - DORD	- Monitor Da ACI - SPI Data - SPI Data - SPI Data - MSTR General Purpos	WDRF SM2 - ta Register ACIE - a Register - CPOL se I/O Register 2 se I/O Register 1 - ut Compare Regisut Compa	BORF SM1 - ACIC - CPHA - ster B ster A CS02	EXTRF SM0 - ACIS1 - SPR1 - CS01	PORF SE - ACISO - SPI2X SPRO - CS00	228 160 160 158 23
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44)	Reserved MONDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A	ACD SPIF SPIE FOC0A COM0A1	- ACBG - WCOL SPE - FOCOB COMOA0	- ACO - DORD - Tir	- Monitor Da ACI - SPI Data - SPI Data - MSTR General Purpos General Purpos - mer/Counter0 Outpu	WDRF SM2 - tata Register ACIE - a Register - CPOL te I/O Register 2 te I/O Register 1 - ut Compare Register tompare Register Register (8-bit)	BORF SM1 - ACIC - CPHA - ster B ster A CS02 -	EXTRF SM0 - ACIS1 - SPR1 - CS01 WGM01	PORF SE - ACISO - SPI2X SPRO - CS00 WGM00	228 160 160 158 23 23
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43)	Reserved MONDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR	ACD SPIF SPIE FOCOA	ACBG - WCOL SPE FOCOB	ACO DORD - Tir Tir COM0B1	- Monitor Da ACI - SPI Data - SPI Data - MSTR General Purpos	WDRF SM2 - tat Register ACIE - a Register - CPOL te I/O Register 2 te I/O Register 1 ut Compare Register to Compare Register	BORF SM1 - ACIC - CPHA ster B ster A CS02	EXTRF SM0 - ACIS1 - SPR1 - CS01	PORF SE - ACISO - SPI2X SPRO - CS00	228 160 160 158 23 23 23
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42)	Reserved MONDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0B TCNT0 TCCR0B TCCR0A GTCCR EEARH	ACD SPIF SPIE FOC0A COM0A1	- ACBG - WCOL SPE - FOCOB COMOA0	ACO DORD - Tir Tir COM0B1	- Monitor Da ACI - SPI Data - SPI Data - MSTR General Purpos General Purpos - mer/Counter0 Output Timer/Cou - COM0B0 - SEPROM Address R	WDRF SM2	BORF SM1 - ACIC - CPHA ster B ster A CS02 e) 5.	EXTRF SM0 - ACIS1 - SPR1 - CS01 WGM01	PORF SE - ACISO - SPI2X SPRO - CS00 WGM00	228 160 160 158 23 23 23 103/152 18
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	Reserved MONDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B TCCR0B TCCR0B TCCR0A GTCCR EEARH EEARL	ACD SPIF SPIE FOC0A COM0A1	- ACBG - WCOL SPE - FOCOB COMOA0	ACO DORD - Tir Tir COM0B1	- Monitor Da ACI - SPI Data - SPI Data - MSTR General Purpos Gener	WDRF SM2	BORF SM1 - ACIC - CPHA ster B ster A CS02 e) 5.	EXTRF SM0 - ACIS1 - SPR1 - CS01 WGM01	PORF SE - ACISO - SPI2X SPRO - CS00 WGM00	228 160 160 158 23 23 23 103/152 18 18
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40)	Reserved MONDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B TCCR0B TCCR0B TCCR0A GTCCR EEARH EEARL	ACD ACD SPIF SPIE FOCOA COMOA1 TSM	ACBG - WCOL SPE - FOCOB COMOAO	ACO DORD - Tir Tir - COMOB1 - (I	- Monitor Da ACI - SPI Data - MSTR General Purpos General Purpos - mer/Counter0 Output mer/Counter0 Output COM0B0 - COM0B0 - EEPROM Address EEPROM Address	WDRF SM2	BORF SM1 - ACIC - CPHA - ster B Ster A CS02 e) 5.	EXTRF SM0 - ACIS1 - SPR1 - CS01 WGM01 PSRASY	PORF SE - ACISO - SPI2X SPR0 - CS00 WGM00 PSRSYNC	228 160 160 158 23 23 23 103/152 18 18
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F)	Reserved MONDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B TCCR0B TCCR0B TCCR0A GTCCR EEARH EEARL EEDR	ACD SPIF SPIE FOC0A COM0A1	- ACBG - WCOL SPE - FOCOB COMOA0	ACO DORD - Tir Tir COM0B1	- Monitor Da ACI - SPI Data - MSTR General Purpos General Purpos - Mer/Counter0 Output mer/Counter0 Output - COM0B0 - COM0B0 - EEPROM Address EEPROM Address EEPROM D	WDRF SM2	BORF SM1 - ACIC - CPHA ster B ster A CS02 e) 5.	EXTRF SM0 - ACIS1 - SPR1 - CS01 WGM01	PORF SE - ACISO - SPI2X SPRO - CS00 WGM00	228 160 160 158 23 23 23 103/152 18 18 18
0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40)	Reserved MONDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B TCCR0B TCCR0B TCCR0A GTCCR EEARH EEARL	ACD ACD SPIF SPIE FOCOA COMOA1 TSM	ACBG - WCOL SPE - FOCOB COMOAO	ACO DORD - Tir Tir - COMOB1 - (I	- Monitor Da ACI - SPI Data - MSTR General Purpos General Purpos - Mer/Counter0 Output mer/Counter0 Output - COM0B0 - COM0B0 - EEPROM Address EEPROM Address EEPROM D	WDRF SM2	BORF SM1 - ACIC - CPHA - ster B Ster A CS02 e) 5.	EXTRF SM0 - ACIS1 - SPR1 - CS01 WGM01 PSRASY	PORF SE - ACISO - SPI2X SPR0 - CS00 WGM00 PSRSYNC	228 160 160 158 23 23 23 103/152 18 18





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	PCIFR	_	-	_	_	_	PCIF2	PCIF1	PCIF0	
0x1A (0x3A)	Reserved	-	_	_	_	-	_	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	_	_	_	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	TIFR2	-	_	_	_	_	OCF2B	OCF2A	TOV2	151
0x16 (0x36)	TIFR1	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	130
0x15 (0x35)	TIFR0	-	-	-	_	-	OCF0B	OCF0A	TOV0	
0x14 (0x34)	Reserved	-	-	-	-	-	_	_	_	
0x13 (0x33)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	Reserved	-	_	_	_	-	_	-	-	
0x10 (0x30)	Reserved	-	-	-	-	-	-	-	-	
0x0F (0x2F)	Reserved	-	-	-	-	-	-	-	-	
0x0E (0x2E)	Reserved	-	-	-	-	-	_	_	_	
0x0D (0x2D)	Reserved	-	-	-	-	-	-	-	-	
0x0C (0x2C)	Reserved	-	-	-	_	-	-	_	-	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	79
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	79
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	79
0x08 (0x28)	PORTC	-	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	79
0x07 (0x27)	DDRC	-	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	79
0x06 (0x26)	PINC	-	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	79
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	79
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	79
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	79
0x02 (0x22)	Reserved	_	_	-	_	-	-	-	-	
0x01 (0x21)	Reserved	_	_	-	_	-	-	-	-	
0x0 (0x20)	Reserved	-	-	-	-	-	_	_	_	

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega48/88/168 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.
- 5. Only valid for ATmega88/168

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND L	OGIC INSTRUCTIONS	3	-		Į.
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	$Rdh : Rdl \leftarrow Rdh : Rdl + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	Rd ← Rd ⊕ Rr	Z,N,V	1
COM NEG	Rd Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$ $Rd \leftarrow 0x00 - Rd$	Z,C,N,V Z,C,N,V,H	1
SBR	Rd,K	Two's Complement Set Bit(s) in Register	$Rd \leftarrow 0x00 - Rd$ $Rd \leftarrow Rd \vee K$	Z,C,N,V,H Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \lor R$ $Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd − 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUCT	TIONS		T	1	1
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
JMP ⁽¹⁾	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL (1)	1.	Indirect Call to (Z)	PC ← Z	None	3
CALL ⁽¹⁾	k	Direct Subroutine Call	PC ← k	None	4
RETI RETI		Subroutine Return Interrupt Return	PC ← STACK PC ← STACK	None	4
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd,Rr	Compare Compare	Rd – Rr	Z, N,V,C,H	1/2/3
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V= 0) then PC ← PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N ⊕ V= 1) then PC ← PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if T Flog Set	if $(H = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if $(V = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if $(V = 0)$ then PC \leftarrow PC + k + 1	None	1/2





Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
BIT AND BIT-TEST I	NSTRUCTIONS		•	•	•
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30)\leftarrow Rd(74), Rd(74)\leftarrow Rd(30)$	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1←1	1	1
CLI		Global Interrupt Disable	1←0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V -	1
SET		Set T in SREG	T ← 1	T	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	H	1
CLH	ICTRUCTIONS	Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER IN		Maria Batarana Bandatana	D. D.	N	
MOV MOVW	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$ $Rd+1:Rd \leftarrow Rr+1:Rr$	None None	1
LDI	Rd, Rr Rd, K	Copy Register Word Load Immediate	Rd ← K		1
LDI	Rd, X	Load Indirect	$Rd \leftarrow K$ $Rd \leftarrow (X)$	None None	2
LD	Rd, X+	Load Indirect Load Indirect and Post-Inc.	$Rd \leftarrow (X)$ $Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect and F16-Dec.	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$, $(Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
OUT	. ,				

Mnemonics	Operands	Description	Operation	Flags	#Clocks
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INS	TRUCTIONS			•	
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

Note: 1. These instructions are only available in ATmega168.





Ordering Information

ATmega48

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
		ATmega48V-12AI	32A	
		ATmega48V-12PI	28P3	
12 ⁽³⁾	40 55	ATmega48V-12MI	32M1-A	Industrial
12(-)	1.8 - 5.5	ATmega48V-12AJ ⁽²⁾	32A	(-40°C to 85°C)
		ATmega48V-12PJ ⁽²⁾	28P3	
		ATmega48V-12MJ ⁽²⁾	32M1-A	
		ATmega48-24AI	32A	
		ATmega48-24PI	28P3	
24 ⁽³⁾	27 55	ATmega48-24MI	32M1-A	Industrial
24(5)	2.7 - 5.5	ATmega48-24AJ ⁽²⁾	32A	(-40°C to 85°C)
		ATmega48-24PJ ⁽²⁾	28P3	
		ATmega48-24MJ ⁽²⁾	32M1-A	

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative
- 3. See Figure 131 on page 293 and Figure 132 on page 293.

	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Micro Lead Frame Package (MLF)

ATmega88

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
		ATmega88V-12AI	32A	
		ATmega88V-12PI	28P3	
12 ⁽³⁾	1.8 - 5.5	ATmega88V-12MI	32M1-A	Industrial
12(-)	1.0 - 5.5	ATmega88V-12AJ ⁽²⁾	32A	(-40°C to 85°C)
		ATmega88V-12PJ ⁽²⁾	28P3	
		ATmega88V-12MJ ⁽²⁾	32M1-A	
		ATmega88-24AI	32A	
		ATmega88-24PI	28P3	
24 ⁽³⁾	2.7 - 5.5	ATmega88-24MI	32M1-A	Industrial
24(-/	2.7 - 5.5	ATmega88-24AJ ⁽²⁾	32A	(-40°C to 85°C)
		ATmega88-24PJ ⁽²⁾	28P3	
		ATmega88-24MJ ⁽²⁾	32M1-A	

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative
- 3. See Figure 131 on page 293 and Figure 132 on page 293.

	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Micro Lead Frame Package (MLF)





ATmega168


Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
12 ⁽³⁾	1.8 - 5.5	ATmega168V-12AI	32A	
		ATmega168V-12PI	28P3	
		ATmega168V-12MI	32M1-A	Industrial
		ATmega168V-12AJ ⁽²⁾	32A	(-40°C to 85°C)
		ATmega168V-12PJ ⁽²⁾	28P3	
		ATmega168V-12MJ ⁽²⁾	32M1-A	
24 ⁽³⁾	2.7 - 5.5	ATmega168-24AI	32A	
		ATmega168-24PI	28P3	
		ATmega168-24MI	32M1-A	Industrial
		ATmega168-24AJ ⁽²⁾	32A	(-40°C to 85°C)
		ATmega168-24PJ ⁽²⁾	28P3	
		ATmega168-24MJ ⁽²⁾	32M1-A	

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. Pb-free packaging alternative
- 3. See Figure 131 on page 293 and Figure 132 on page 293.

	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Micro Lead Frame Package (MLF)

Packaging Information

32A



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	8.75	9.00	9.25	
D1	6.90	7.00	7.10	Note 2
Е	8.75	9.00	9.25	
E1	6.90	7.00	7.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е		0.80 TYP		

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ABA.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

10/5/2001


4mei	2325 Orchard Parkwa San Jose, CA 95131		
AIIIEL	San Jose, CA	95131	

TITLE
32A, 32-lead, 7 x 7 mm Body Size, 1.0 mm Body Thickness,
0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)


DRAWING NO.	REV.
32A	В







32M1-A





Errata ATmega48

The revision letter in this section refers to the revision of the ATmega48 device.

Rev A

- . Wrong values read after Erase Only operation
- Watchdog Timer Interrupt disabled
- Start-up time with Crystal Oscillator is higher than expected
- High Power Consumption in Power-down with External Clock
- Asynchronous Oscillator does not stop in Power-down

1. Wrong values read after Erase Only operation

At supply voltages below 2.7 V, an EEPROM location that is erased by the Erase Only operation may read as programmed (0x00).

Problem Fix/Workaround

If it is necessary to read an EEPROM location after Erase Only, use an Atomic Write operation with 0xFF as data in order to erase a location. In any case, the Write Only operation can be used as intended. Thus no special considerations are needed as long as the erased location is not read before it is programmed.

2. Watchdog Timer Interrupt disabled

If the watchdog timer interrupt flag is not cleared before a new timeout occurs, the watchdog will be disabled, and the interrupt flag will automatically be cleared. This is only applicable in interrupt only mode. If the Watchdog is configured to reset the device in the watchdog time-out following an interrupt, the device works correctly.

Problem fix / Workaround

Make sure there is enough time to always service the first timeout event before a new watchdog timeout occurs. This is done by selecting a long enough time-out period.

3. Start-up time with Crystal Oscillator is higher than expected

The clock counting part of the start-up time is about 2 times higher than expected for all start-up periods when running on an external Crystal. This applies only when waking up by reset. Wake-up from power down is not affected. For most settings, the clock counting parts is a small fraction of the overall start-up time, and thus, the problem can be ignored. The exception is when using a very low frequency crystal like for instance a 32 kHz clock crystal.

Problem fix / Workaround

No known workaround.

4. High Power Consumption in Power-down with External Clock

The power consumption in power down with an active external clock is about 10 times higher than when using internal RC or external oscillators.

Problem fix / Workaround

Stop the external clock when the device is in power down.

5. Asynchronous Oscillator does not stop in Power-down

The Asynchronous oscillator does not stop when entering power down mode. This leads to higher power consumption than expected.

Problem fix / Workaround

Manually disable the asynchronous timer before entering power down.

Errata ATmega88

The revision letter in this section refers to the revision of the ATmega88 device.

Rev A

• Wrong values read after Erase Only operation

1. Wrong values read after Erase Only operation

At supply voltages below 2.7 V, an EEPROM location that is erased by the Erase Only operation may read as programmed (0x00).

Problem Fix/Workaround

If it is necessary to read an EEPROM location after Erase Only, use an Atomic Write operation with 0xFF as data in order to erase a location. In any case, the Write Only operation can be used as intended. Thus no special considerations are needed as long as the erased location is not read before it is programmed.





Errata ATmega168

The revision letter in this section refers to the revision of the ATmega168 device.

Rev A

- Wrong values read after Erase Only operation
- 1. Wrong values read after Erase Only operation

At supply voltages below 2.7 V, an EEPROM location that is erased by the Erase Only operation may read as programmed (0x00).

Problem Fix/Workaround

If it is necessary to read an EEPROM location after Erase Only, use an Atomic Write operation with 0xFF as data in order to erase a location. In any case, the Write Only operation can be used as intended. Thus no special considerations are needed as long as the erased location is not read before it is programmed.

Datasheet Change Log

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

Changes from Rev. 2545A-09/03 to Rev. 2545B-01/04

- 1. Added PDIP to "I/O and Packages", updated "Speed Grade" and Power Consumption Estimates in "Features" on page 1.
- 2. Updated "Stack Pointer" on page 11 with RAMEND as recommended Stack Pointer value.
- 3. Added section "Power Reduction Register" on page 37 and a note regarding the use of the PRR bits to 2-wire, Timer/Counters, USART, Analog Comparator and ADC sections.
- 4. Updated "Watchdog Timer" on page 46.
- 5. Updated Figure 55 on page 125 and Table 56 on page 126.
- 6. Extra Compare Match Interrupt OCF2B added to features in section "8-bit Timer/Counter2 with PWM and Asynchronous Operation" on page 132
- 7. Updated Table 19 on page 37, Table 102 on page 245, Table 118 to Table 121 on page 272 to 273 and Table 98 on page 236. Added note 2 to Table 115 on page 270. Fixed typo in Table 42 on page 81.
- 8. Updated whole "ATmega48/88/168 Typical Characteristics Preliminary Data" on page 298.
- 9. Added item 2 to 5 in "Errata ATmega48" on page 20.
- 10. Renamed the following bits:
 - SPMEN to SELFPRGEN,
 - PSR2 to PSRASY
 - PSR10 to PSRSYNC
 - Watchdog Reset to Watchdog System Reset.
- 11. Updated C code examples containing old IAR syntax.
- 12. Updated BLBSET description in "Store Program Memory Control and Status Register SPMCSR" on page 260.





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2004. All rights reserved. Atmel® and combinations thereof, AVR®, and AVR Studio® are the registered trademarks of Atmel Corporation or its subsidiaries. Microsoft[®], Windows[®], Windows NT[®], and Windows XP[®] are the registered trademarks of Microsoft Corporation. Other terms and product names may be the trademarks of others

